

Pb Free Plating Product

IRF3205



N-Channel Trench Process Power MOSFET Transistor

General Description


The IRF3205 is N-channel MOS Field Effect Transistor designed for high current switching applications. Rugged EAS capability and ultra low $R_{DS(ON)}$ is suitable for PWM, load switching.

Features


- $V_{DS}=55V$; $I_D=105A$ @ $V_{GS}=10V$;
 $R_{DS(ON)}<6.0m\Omega$ @ $V_{GS}=10V$
- Ultra Low On-Resistance
- High UIS and UIS 100% Test

Application

- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply
- Inverter Application



TO-220CB Top View



Schematic Diagram

$$V_{DS} = 55 \text{ V}$$

$$I_D = 105 \text{ A}$$

$$R_{DS(ON)} = 5.0 \text{ m}\Omega$$

Table 1. Absolute Maximum Ratings (TA=25°C)

Symbol	Parameter	Value	Unit
V_{DS}	Drain-Source Voltage ($V_{GS}=0V$)	55	V
V_{GS}	Gate-Source Voltage ($V_{DS}=0V$)	± 25	V
I_D (DC)	Drain Current (DC) at $T_c=25^\circ\text{C}$	105	A
I_D (DC)	Drain Current (DC) at $T_c=100^\circ\text{C}$	100	A
I_{DM} (pulse)	Drain Current-Continuous@ Current-Pulsed ^(Note 1)	420	A
dv/dt	Peak Diode Recovery Voltage	30	V/ns
P_D	Maximum Power Dissipation($T_c=25^\circ\text{C}$)	139	W
	Derating Factor	0.926	W/ $^\circ\text{C}$
E_{AS}	Single Pulse Avalanche Energy ^(Note 2)	625	mJ
T_J, T_{STG}	Operating Junction and Storage Temperature Range	-55 To 175	$^\circ\text{C}$

Notes 1.Repetitive Rating: Pulse width limited by maximum junction temperature

2.EAS condition: $T_J=25^\circ\text{C}$, $V_{DD}=40V$, $V_G=10V$, $R_G=25\Omega$

Table 2. Thermal Characteristic

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.08	°C/W



Table 3. Electrical Characteristics (TA=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
On/Off States						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	55			V
$I_{DS(on)}$	Zero Gate Voltage Drain Current(Tc=25°C)	$V_{DS}=55V, V_{GS}=0V$		1		μA
$I_{DS(on)}$	Zero Gate Voltage Drain Current(Tc=125°C)	$V_{DS}=55V, V_{GS}=0V$		1		μA
I_{GSS}	Gate-Body Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2		4	V
$R_{DS(on)}$	Drain-Source On-State Resistance	$V_{GS}=10V, I_D=40A$		5.0	6.0	mΩ
Dynamic Characteristics						
g_{FS}	Forward Transconductance	$V_{DS}=25V, I_D=40A$	25			S
C_{iss}	Input Capacitance	$V_{DS}=25V, V_{GS}=0V, f=1.0MHz$		5905		PF
C_{oss}	Output Capacitance			905		PF
C_{rss}	Reverse Transfer Capacitance			548		PF
Q_g	Total Gate Charge	$V_{DS}=30V, I_D=30A, V_{GS}=10V$		94		nC
Q_{gs}	Gate-Source Charge			18		nC
Q_{gd}	Gate-Drain Charge			25		nC
Switching Times						
$t_{d(on)}$	Turn-on Delay Time	$V_{DD}=30V, I_D=2A, R_L=15\Omega$ $V_{GS}=10V, R_G=2.5\Omega$		15		nS
t_r	Turn-on Rise Time			18		nS
$t_{d(off)}$	Turn-Off Delay Time			31		nS
t_f	Turn-Off Fall Time			38		nS
Source-Drain Diode Characteristics						
I_{SD}	Source-drain Current(Body Diode)			105		A
I_{SDM}	Pulsed Source-Drain Current(Body Diode)			420		A
V_{SD}	Forward On Voltage ^(Note 1)	$T_J=25^{\circ}C, I_{SD}=40A, V_{GS}=0V$		0.87	0.95	V
t_{rr}	Reverse Recovery Time ^(Note 1)	$T_J=25^{\circ}C, I_F=75A$ $di/dt=100A/\mu s$		56		nS
Q_{rr}	Reverse Recovery Charge ^(Note 1)			113		nC
t_{on}	Forward Turn-on Time	Intrinsic turn-on time is negligible(turn-on is dominated by L_S+L_D)				



Notes 1.Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 1.5%, RG=25Ω, Starting T_J=25°C

Test Circuit



1) E_{AS} Test Circuits



2) Gate Charge Test Circuit:



3) Switch Time Test Circuit:



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS (Curves)

Figure1. Output Characteristics




Figure2. Transfer Characteristics





Figure3. Rdson Vs Drain Current



Normalized On-Resistance




Figure5. Gate Charge




Figure6. Source-Drain Diode Forward

